A Microeconomic Model for Simultaneous Gate Sizing and Voltage Scaling for Power Optimization.

N. Ranganathan, Ashok K. Murugavel

Browse the full ICCD paper archive.