Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan.

Ramesh C. Tekumalla, Premachandran R. Menon

Browse the full ICCD paper archive.