An Efficient Design Flow for Accelerating Complicated-connected CNNs on a Multi-FPGA Platform.

Deguang Wang, Junzhong Shen, Mei Wen, Chunyuan Zhang

Browse the full ICPP paper archive.