Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities.

Nagendra Dwarakanath Gulur, R. Manikantan, Mahesh Mehendale, R. Govindarajan

Browse the full ICS paper archive.