A Tool for Trading-Off On-Line Error Detection Efficiency with Implementation Cost for Sequential Logic Implemented in FPGAs.

Grzegorz Borowik, Andrzej Krasniewski

Browse the full ICSEng paper archive.