Skip to content

Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs.

Cristiana Bolchini, Luca Cassano, Andrea Mazzeo, Antonio Miele

VenueCIOLTS
Year2020
ProceedingsIOLTS

Browse the full IOLTS paper archive.