Concurrent Error Detection in Sequential Circuits Implemented Using FPGAs with Embedded Memory Blocks.

Andrzej Krasniewski

Browse the full IOLTS paper archive.