A Method for Measuring Process Variations in the FPGA Chip Considering the Effect of Wire Delay.

Yukiya Miura, Shingo Tsutsumi

Browse the full IOLTS paper archive.