A placement strategy for reducing the effects of multiple faults in digital circuits.

Samuel N. Pagliarini, Dhiraj K. Pradhan

Browse the full IOLTS paper archive.