Low Power embedded DRAM caches using BCH code partitioning.

Pedro Reviriego, Alfonso Snchez-Macin, Juan Antonio Maestro

Browse the full IOLTS paper archive.