A low-latency fine-grained dynamic shared cache management scheme for chip multi-processor.

Jinbo Xu, Weixia Xu, Zhengbin Pang

Browse the full IPCCC paper archive.