Low-latency last-level cache structure based on grouped cores in Chip Multi-Processor.

Jinbo Xu, Weixia Xu, Kefei Wang, Zhengbin Pang

Browse the full IPCCC paper archive.