Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs.

Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xie, Narayanan Vijaykrishnan, Chita R. Das

Browse the full ISCA paper archive.