Skip to content

Reducing memory access latency with asymmetric DRAM bank organizations.

Young Hoon Son, Seongil O, Yuhwan Ro, Jae W. Lee, Jung Ho Ahn

VenueA*ISCA
Year2013
ProceedingsISCA

Browse the full ISCA paper archive.