VeriBench: Benchmarking Large Language Models for Verilog Code Generation and Design Synthesis.

Mihir Agarwal, Zaqi Momin, Kailash Prasad, Joycee Mekie

Browse the full ISCAS paper archive.