Design techniques for low-power cascaded CML gates.

Massimo Alioto, Gaetano Palumbo

Browse the full ISCAS paper archive.