Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis.

Sambuddha Bhattacharya, Chuanjin Richard Shi

Browse the full ISCAS paper archive.