A Performance Driven Layout Compaction Optimization Algorithm for Analog Circuits.

Henry H. Y. Chan, Zeljko Zilic

Browse the full ISCAS paper archive.