A timing-driven pseudo-exhaustive testing of VLSI circuits.

Shih-Chieh Chang, Jiann-Chyi Rau

Browse the full ISCAS paper archive.