A memory mapping approach for parallel interleaver design with multiples read and write accesses.

Cyrille Chavet, Philippe Coussy

Browse the full ISCAS paper archive.