Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint.

Po-Xun Chiu, Yu-Chung Lin, Yi-Ling Hsieh, Tsai-Ming Hsieh

Browse the full ISCAS paper archive.