Stego-signature at logic synthesis level for digital design IP protection.

Aijiao Cui, Chip-Hong Chang

Browse the full ISCAS paper archive.