A heuristic technique for system-level architecture generation from signal-flow graph representations of analog systems.

Alex Doboli, Nagu R. Dhanwada, Ranga Vemuri

Browse the full ISCAS paper archive.