A practical design method for prototyping self-timed processors using FPGAs.

Mickal Fiorentino, Yvon Savaria, Claude Thibeault, Pascal Gervais

Browse the full ISCAS paper archive.