Skip to content

Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology.

Fabio Frustaci, Pasquale Corsonello, Massimo Alioto

VenueCISCAS
Year2011
ProceedingsISCAS

Browse the full ISCAS paper archive.