A 0.2 pJ/bit, Energy-Efficient, Half-Rate Hybrid Circuit Topology at 6-Gb/s in 1.2V, 65 nm CMOS.

Prema Kumar Govindaswamy, Mursina Khatun, Vijay Shankar Pasupureddi

Browse the full ISCAS paper archive.