An interconnect optimized floorplanning of a scalar product macrocell.

Jiangmin Gu, Chip-Hong Chang, Kiat Seng Yeo

Browse the full ISCAS paper archive.