Skip to content

Area oriented pass-transistor logic synthesis using buffer elimination and layout compaction.

Shen-Fu Hsiao, Ming-Yu Tsai, Chia-Sheng Wen

VenueCISCAS
Year2008
ProceedingsISCAS

Browse the full ISCAS paper archive.