A design flow for multiplierless linear-phase FIR filters: from system specification to Verilog code.

Kai-Yuan Jheng, Shyh-Jye Jou, An-Yeu Wu

Browse the full ISCAS paper archive.