Skip to content

Estimating likelihood of correctness for error candidates to assist debugging faulty HDL designs.

Tai-Ying Jiang, Chien-Nan Jimmy Liu, Jing-Yang Jou

VenueCISCAS
Year2005
ProceedingsISCAS (6)

Browse the full ISCAS paper archive.