A pre-emphasis circuit design for high speed on-chip global interconnect.

Jianfei Jiang, Wei-Guang Sheng, Zhi-Gang Mao, Wei-Feng He

Browse the full ISCAS paper archive.