Skip to content

A wide output range, mismatch tolerant Sigma Delta DAC for digital PLL in 90nm CMOS.

Anant S. Kamath, Biman Chattopadhyay

VenueCISCAS
Year2012
ProceedingsISCAS

Browse the full ISCAS paper archive.