Fast estimation of area-delay trade-offs in circuit sizing.

Shrirang K. Karandikar, Sachin S. Sapatnekar

Browse the full ISCAS paper archive.