ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup.

Ming-Dou Ker, Che-Lun Hsu, Wen-Yi Chen

Browse the full ISCAS paper archive.