Skip to content

Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits.

Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj

VenueCISCAS
Year1994
ProceedingsISCAS

Browse the full ISCAS paper archive.