A BiCMOS Dynamic Multiplier Using Wallace Tree Reduction Architecture and 1.5V Full-Swing BiCMOS Dynamic Logic Circuit.

James B. Kuo, K. W. Su, J. H. Lou

Browse the full ISCAS paper archive.