A 0.18m CMOS transceiver design for high-speed backplane data communications.

Miao Li, Wenjie Huang, Tad A. Kwasniewski, Shoujun Wang

Browse the full ISCAS paper archive.