A 0.18-m CMOS clock and data recovery circuit with reference-less dual loops.

Miao Li, Tad A. Kwasniewski, Shoujun Wang

Browse the full ISCAS paper archive.