Skip to content

High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay.

Xiangwei Li, Kizheppatt Vipin, Douglas L. Maskell, Suhaib A. Fahmy, Abhishek Kumar Jain

VenueCISCAS
Year2020
ProceedingsISCAS

Browse the full ISCAS paper archive.