Improved logic synthesis for memristive stateful logic using multi-memristor implication.

Felipe S. Marranghello, Vinicius Callegaro, Mayler G. A. Martins, Andr Incio Reis, Renato P. Ribas

Browse the full ISCAS paper archive.