A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL.

Kartik Mohanram, C. V. Krishna, Nur A. Touba

Browse the full ISCAS paper archive.