A High-speed Low-power Deep Neural Network on an FPGA based on the Nested RNS: Applied to an Object Detector.

Hiroki Nakahara, Tsutomu Sasao

Browse the full ISCAS paper archive.