Skip to content

Exploring logic architectures suitable for TFETs devices.

Juan Nez, Maria J. Avedillo

VenueCISCAS
Year2017
ProceedingsISCAS

Browse the full ISCAS paper archive.