Process variations aware robust on-chip bus architecture synthesis for MPSoCs.

Sujan Pandey, Rolf Drechsler, Tudor Murgan, Manfred Glesner

Browse the full ISCAS paper archive.