Via placement for minimum interconnect delay in three-dimensional (3D) circuits.

Vasilis F. Pavlidis, Eby G. Friedman

Browse the full ISCAS paper archive.