VHDL-based behavioural description of pipeline ADCs.

Eduardo J. Peralas, Antonio J. Acosta, Adoracin Rueda, Jos L. Huertas

Browse the full ISCAS paper archive.