Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors.

Praveen Raghavan, Jos L. Ayala, David Atienza, Francky Catthoor, Giovanni De Micheli, Marisa Lpez-Vallejo

Browse the full ISCAS paper archive.