A parallel LSI architecture for LDPC decoder improving message-passing schedule.

Kazunori Shimizu, Tatsuyuki Ishikawa, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

Browse the full ISCAS paper archive.