3-Stage Pipelined Hierarchical SRAMs with Burst Mode Read in 65nm LSTP CMOS.

Mukesh Kumar Srivastav, Rimjhim, Roshan Mishra, Anuj Grover, Kedar Janardan Dhori, Harsh Rawat

Browse the full ISCAS paper archive.