Integration of level shifting in a TSPC flip-flop for low-power robust timing closure in dual-Vdd ULV circuits.

Franois Stas, David Bol

Browse the full ISCAS paper archive.